

**UNIT-4 BOOLEAN LOGIC**

Boolean algebra is an algebra that deals with Boolean values (TRUE and FALSE). Everyday we have to make logic decisions: “Should I carry the book or not?”, “Should I watch TV or not?” etc.

Each question will have two answers yes or no, true or false. In Boolean Algebra we use 1 for true and 0 for false which are known as truth values.

**Truth table:**

A truth table is composed of one column for each input variable for example, A and B, and one final column for all of the possible results of the logical operation that the table is meant to represent for example, A XOR B. Each row of the truth table therefore contains one possible configuration of the input variables (for instance, A = true B = false, and the result of the operation for those values).

**Logical Operators:**

In Algebraic function we use +, -, \*, / operator but in case of Logical Function or Compound statement we use AND, OR & NOT operator.

Example: He prefers Computer Science NOT IP.

There are three Basic Logical Operator:

1. NOT
2. OR
3. AND

- **NOT Operator**—Operates on single variable. It gives the complement value of variable.

X	$\bar{X}$
0	1
1	0

- **OR Operator** -It is a binary operator and denotes logical Addition operation and is represented by “+” symbol

$$\begin{aligned} 0 + 0 &= 0 \\ 0 + 1 &= 1 \\ 1 + 0 &= 1 \\ 1 + 1 &= 1 \end{aligned}$$

X	Y	X+Y
0	0	0
0	1	1
1	0	1
1	1	1

- **AND Operator** – AND Operator performs logical multiplications and symbol is (.) dot.

$$\begin{aligned} 0.0 &= 0 \\ 0.1 &= 0 \\ 1.0 &= 0 \\ 1.1 &= 1 \end{aligned}$$

Truth table:

X	Y	X.Y
0	0	0
0	1	0
1	0	0
1	1	1

### Basic Logic Gates

A logic gate is an physical device implementing a Boolean function, that is, it performs a logical operation on one or more logic inputs and produces a single logic output. Gates also called logic circuits.


**Or**

A gate is simply an electronic circuit which operates on one or more signals to produce an output signal.

**NOT gate (inverter)** :The output Q is true when the input A is NOT true, the output is the inverse of the input:

$$Q = \text{NOT } A$$

A NOT gate can only have one input. A NOT is also called an inverter.



Traditional symbol


Input A	Output Q
0	1
1	0

gate

Truth Table

### **AND gate**

The output Q is true if input A AND input B are both true:  $Q = A \text{ AND } B$  An AND gate can have two or more inputs, its output is true if all inputs are true.



Traditional symbol


Input A	Input B	Output Q
0	0	0
0	1	0
1	0	0
1	1	1

Truth Table

### **OR gate**

The output Q is true if input A OR input B is true (or both of them are true):  $Q = A \text{ OR } B$

An OR gate can have two or more inputs, its output is true if at least one input is true.



Traditional symbol

Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	1

Truth Table

### Basic postulates of Boolean Algebra:

Boolean algebra consists of fundamental laws that are based on theorem of Boolean algebra. These fundamental laws are known as basic postulates of Boolean algebra. These postulates states basic relations in boolean algebra, that follow:

- I** If  $X \neq 0$  then  $x=1$  and If  $X \neq 1$  then  $x=0$   
**II** OR relations (logical addition)

$$\begin{aligned} 0 + 0 &= 0 \\ 0 + 1 &= 1 \\ 1 + 0 &= 1 \\ 1 + 1 &= 1 \end{aligned}$$

III AND relations (logical multiplication)

$$0.0 = 0$$

$$0.1 = 0$$

$$1.0 = 0$$

$$1.1 = 1$$

IV Complement Rules  $\bar{0} = 1, \bar{1} = 0$

### Principal of Duality

This principal states that we can derive a Boolean relation from another Boolean relation by performing simple steps. The steps are:-

1. Change each AND(.) with an OR+ sign
2. Change each OR+ with an AND(. sign
3. Replace each 0 with 1 and each 1 with 0

e.g

$$0+0=0 \quad \text{then dual is} \quad 1.1=1$$

$$1+0=1 \quad \text{then dual is} \quad 0.1=0$$

### Basic theorem of Boolean algebra

Basic postulates of Boolean algebra are used to define basic theorems of Boolean algebra that provides all the tools necessary for manipulating Boolean expression.

1. Properties of 0 and 1

- a  $0+X=X$
- b  $1+X=1$
- c  $0.X=0$
- d  $1.X=X$

2. Idempotence Law

- a  $X+X=X$
- b  $X.X=X$

3. Involution Law

$$\overline{\overline{X}} = X$$

4. Complementarity Law

$$a \quad X + \overline{X} = 1$$

$$b \quad X \cdot \overline{X} = 0$$

5. Commutative Law

- a  $X+Y=Y+X$
- b  $X.Y=Y.X$

6. Associative Law

- a  $X+Y+Z=X+(Y+Z)$
- b  $X(YZ)=X.Y.Z$

7. Distributive Law

- a  $X(Y+Z)=XY+XZ$
- b  $X(YZ)=X.Y.Z$

8. Absorption Law

- a  $X+XY=X$
- b  $X(X+Y)=X$

Some other rules of Boolean algebra


$$X + \overline{X}Y = X + Y$$

### Demorgan's Theorem

A mathematician named DeMorgan developed a pair of important rules regarding group complementation in Boolean algebra.


#### **Demorgan's First Theorem**

It states that  $\overline{X + Y} = \overline{X} \overline{Y}$



#### **Demorgan's Second Theorem**

This theorem states that :  $\overline{X \cdot Y} = \overline{X} + \overline{Y}$



#### **Derivation of Boolean expression:-**

##### **Minterm :**

minterm is a Product of all the literals within the logic System.

Step involved in minterm expansion of Expression

1. First convert the given expression in sum of product form.
2. In each term is any variable is missinge.g. in the following example Y is missing in first term and X is missing in second term, multiply that term with (missing term + complement missing term )factor e.g. if Y is missing multiply with  $Y + Y'$
3. Expand the expression .
4. Remove all duplicate terms and we will have minterm form of an expression.

##### **Example: Convert $X + Y$**

$$\begin{aligned} X + Y &= X.1 + Y.1 \\ &= X.(Y + Y') + Y.(X + X') \\ &= XY + XY' + XY' + X'Y \\ &= XY + XY' + X'Y \end{aligned}$$

Other procedure for expansion could be

1. Write down all the terms
2. Put X's where letters much be inserted to convert the term to a product term
3. Use all combination of X's in each term to generate minterms
4. Drop out duplicate terms

**Shorthand Minterm notation:**

Since all the letters must appear in every product, a shorthand notation has been developed that saves actually writing down the letters themselves. To form this notation, following steps are to be followed:

1. First of all, Copy original terms
2. Substitute 0s for barred letters and 1s for nonbarred letters
3. Express the decimal equivalent of binary word as a subscript of m.

Rule 1. Find Binary equivalent of decimal subscript e.g., for  $m_6$  subscript is 6, binary equivalent of 6 is 110.

Rule 2. For every 1s write the variable as it is and for 0s write variables complemented form i.e., for 110 t is XYZ. XYZ is the required minterm for  $m_6$ .

**maxterm:**

A maxterm is a sum of all the literals (with or without the bar within the logic system. Boolean Expression composed entirely either of Minterms or Maxterms is referred to as Canonical Expression.

**Canonical Form:**

Canonical expression can be represented is derived from

- i Sum -of-Products SOP form
- ii Product -of-sums POS form

**Sum of Product SOP**

1. Various possible input values
2. The desired output values for each of the input combinations

X	Y	R
0	0	$X'Y'$
0	1	$X'Y$
1	0	$XY'$
1	1	$XY$

**Product of Sum POS**

When a Boolean expression is represented purely as product of Maxterms, it is said to be in Canonical Product-of-Sum form of expression.

X	Y	Z	Maxterm
0	0	0	$X+Y+Z$
0	0	1	$X+Y+Z'$
0	1	0	$X+Y'+Z$
0	1	1	$X+Y'+Z'$
1	0	0	$X'+Y+Z$
1	0	1	$X'+Y+Z'$
1	1	0	$X'+Y'+Z$
1	1	1	$X'+Y'+Z'$

**Minimization of Boolean expressions:-**

After obtaining SOP and POS expressions, the next step is to simplify the Boolean expression.

There are two methods of simplification of Boolean expressions.

1. Algebraic Method
2. Karnaugh Map :

**1. Algebraic method:** This method makes use of Boolean postulates, rules and theorems to simplify the expression.

Example No. 1: Reduce the expression  $\overline{XY} + \overline{X} + XY$ .

**Solution.**  $\overline{XY} + \overline{X} + XY$

$$\begin{aligned}
 &= (\overline{X} + \overline{Y}) + \overline{X} + XY && \text{(using DeMorgan's 2<sup>nd</sup> theorem i.e., } \overline{XY} = \overline{X} + \overline{Y}\text{)} \\
 &= \overline{X} + \overline{X} + \overline{Y} + XY \\
 &= \overline{X} + \overline{Y} + XY && (\because \overline{X} + \overline{X} = \overline{X} \text{ as } X + X = X) \\
 &= \overline{X} + XY + \overline{Y} \\
 &= (\overline{X} + \overline{X}Y) + \overline{Y} = (\overline{X} + XY) + \overline{Y} && \text{(putting } X = \overline{X}\text{)} \\
 &= \overline{X} + Y + \overline{Y} && (X + \overline{X}Y = X + Y) \\
 &= \overline{X} + 1 && \text{(putting } Y + \overline{Y} = 1\text{)} \\
 &= 1 && \text{(putting } \overline{X} + 1 = 1 \text{ as } 1 + X = 1\text{)}
 \end{aligned}$$

Example No. 2: Minimise  $AB + \overline{AC} + \overline{A}BC + AB + C$ .

$$\begin{aligned}
 \text{Solution. } AB + \overline{AC} + \overline{A}BC + AB + C &= AB + \overline{AC} + \overline{A}BC + AB + C \\
 &= AB + \overline{AC} + AAB\overline{B}C + ABCC && \text{(putting } B\overline{B} = 0\text{)} \\
 &= AB + \overline{AC} + 0 + ABCC && \text{(putting } C.C = C\text{)} \\
 &= AB + \overline{AC} + AB.C && \text{(putting } \overline{AC} = \overline{A} + \overline{C} \text{ DeMorgan's 2<sup>nd</sup> theorem)} \\
 &= AB + \overline{A} + \overline{C} + \overline{A}BC && \text{(rearranging the terms)} \\
 &= \overline{A} + AB + \overline{C} + \overline{A}BC && \text{(putting } \overline{A} + AB = A + B \text{ because } X + XY = X + Y\text{)} \\
 &= \overline{A} + \overline{C} + B + \overline{A}BC = \overline{A} + \overline{C} + B + \overline{B}AC \\
 &= \overline{A} + \overline{C} + B + AC && \text{(putting } B + \overline{B}AC = B + AC \text{ because } X + \overline{X}Y = X + Y\text{)} \\
 &= \overline{A} + B + \overline{C} + CA \\
 &= \overline{A} + B + \overline{C} + A && (\because \overline{C} + CA = \overline{C} + A) \\
 &= A + \overline{A} + B + \overline{C} \\
 &= 1 + B + \overline{C} && \text{(putting } A + \overline{A} = 1\text{)} \\
 &= 1 && \text{(as } 1 + X = 1 \text{ i.e., anything added to 1 results in 1)}
 \end{aligned}$$


## 2. Using Karnaugh Map :

### Karnaugh Maps:

Karnaugh map or K Map is a graphical display of the fundamental product in a truth table.

For example:

- Put a 1 in the box for any minterm that appears in the SOP expansion.
- Basic idea is to cover the **largest adjacent** blocks you can whose side length is some power of 2.
- Blocks can “wrap around” the edges.
- For example, the first K-map here represents  $xy + x\overline{y} = x(y + \overline{y}) = x$ . (since  $y + y' = 1$ )
- The second K-map, similarly, shows  $xy + \overline{x}y = (x + \overline{x})y = y$



- Remember, group together adjacent cells of 1s, to form largest possible rectangles of sizes that are powers of 2. Notice that you can overlap the blocks if necessary.

**Sum Of Products Reduction using K-Map**

		Y	
		[0] $\bar{Y}$	[1] Y
X			
[0] $\bar{X}$	$\bar{X}\bar{Y}$	$\bar{X}Y$	
		0	1
[1] X	$X\bar{Y}$	$XY$	
		2	3

(a)

		Y	
		[0] $\bar{Y}$	[1] Y
X			
[0] $\bar{X}$			
		0	1
[1] X			
		2	3

(b)

2-variable K-map representing minterms.

		YZ			
		[00] $\bar{Y}\bar{Z}$	[01] $\bar{Y}Z$	[11] YZ	[10] Y $\bar{Z}$
X					
[0] $\bar{X}$	$\bar{X}YZ$	$\bar{X}\bar{Y}Z$	$\bar{X}YZ$	$\bar{X}Y\bar{Z}$	
		0	1	3	2
[1] X	$X\bar{Y}\bar{Z}$	$X\bar{Y}Z$	$XYZ$	$XY\bar{Z}$	
		4	5	7	6

(c)

		YZ			
		[00] $\bar{Y}\bar{Z}$	[01] $\bar{Y}Z$	[11] YZ	[10] Y $\bar{Z}$
X					
[0] $\bar{X}$					
		0	1	3	2
[1] X					
		4	5	7	6

(d)

3-variable K-map representing minterms

		YZ			
		[00] $\bar{Y}\bar{Z}$	[01] $\bar{Y}Z$	[11] YZ	[10] Y $\bar{Z}$
WX					
[00] $\bar{W}\bar{X}$	$\bar{W}\bar{X}\bar{Y}\bar{Z}$	$\bar{W}\bar{X}\bar{Y}Z$	$\bar{W}\bar{X}YZ$	$\bar{W}XYZ$	
		0	1	3	2
[01] $\bar{W}X$	$\bar{W}X\bar{Y}\bar{Z}$	$\bar{W}X\bar{Y}Z$	$\bar{W}XYZ$	$\bar{W}X\bar{Y}\bar{Z}$	
		4	5	7	6
[11] $WX$	$WX\bar{Y}\bar{Z}$	$WX\bar{Y}Z$	$WXYZ$	$WX\bar{Y}\bar{Z}$	
		12	13	15	14
[10] $WX$	$WX\bar{Y}\bar{Z}$	$WX\bar{Y}Z$	$WXYZ$	$WX\bar{Y}\bar{Z}$	
		8	9	11	10

(e)

		YZ			
		[00] $\bar{Y}\bar{Z}$	[01] $\bar{Y}Z$	[11] YZ	[10] Y $\bar{Z}$
WX					
[00] $\bar{W}\bar{X}$					
		0	1	3	2
[01] $\bar{W}X$					
		4	5	7	6
[11] $WX$					
		12	13	15	14
[10] $WX$					
		8	9	11	10

(f)

4-variable K-map representing minterms

For reducing the expression first mark Octet, Quad, Pair then single.

- Pair: Two adjacent 1's makes a pair.
- Quad: Four adjacent 1's makes a quad.
- Octet: Eight adjacent 1's makes an Octet.
- Pair removes one variable.
- Quad removes two variables.
- Octet removes three variables.

Reduction of expression: When moving vertically or horizontally in pair or a quad or an octet it can be observed that only one variable gets changed that can be eliminated directly in the expression.

For Example

In the above Ex

**Step 1 :** In K Map while moving from  $m_7$  to  $m_{15}$  the variable A is changing its state Hence it can be removed directly, the solution becomes  $B.CD = BCD$ . This can be continued for all the pairs, Quads, and Octets.

**Step 2 :** In K map while moving from  $m_0$  to  $m_8$  and  $m_2$  to  $m_{10}$  the variable A is changing its state. Hence **B'** can be taken similarly while moving from  $m_0$  to  $m_2$  and  $m_8$  to  $m_{10}$  the variable C is changing its state. Hence **D'** can be taken; the solution becomes **B'.D'**

**The solution for above expression using K map is  $BCD + B'D'$ .**

**Example1:** Reduce the following Boolean expression using K-Map:

FP,Q,R,S= (0,3,5,6,7,11,12,15)

Soln:

This is 1 quad, 2pairs & 2 lock

Quad( $m_3+m_7+m_{15}+m_{11}$ ) reduces to RS

Pair( $m_5+m_7$ ) reduces to P'QS

Pair ( $m_7+m_6$ ) reduces to P'QR

Block  $m_0=P'Q'R'S'$

$M_{12}=PQR'S'$

hence the final expressions is  $F=RS + P'QS + P'QR + PQR'S' + P'Q'R'S'$

**Example2:** Reduce the following Boolean expression using K-Map:

FA,B,C,D)= (0,1,3,5,6,7,10,14,15)

Soln:

Reduced expressions are as follows:

For pair 1,  $A+B+C$

For pair 2,  $A'+C'+D$

For Quad 1,  $(A+D)'$

For Quad 2,  $(B'+C)'$

Hence final POS expression will be

$Y(A,B,C,D) = (A+B+C)(A'+C'+D)(A+D)(B'+C)$

**More about Gates:**

**NAND gate (NAND = Not AND)**

This is an AND gate with the output inverted, as shown by the 'o' on the output. The output is true if input A AND input B are NOT both true:  $Q = \text{NOT } A \text{ AND } B$  A NAND gate can have two or more inputs, its output is true if NOT all inputs are true.

**NOR gate (NOR = Not OR)**

This is an OR gate with the output inverted, as shown by the 'o' on the output. The output Q is true if NOT inputs A OR B are true:  $Q = \text{NOT } A \text{ OR } B$  A NOR gate can have two or more inputs, its output is true if no inputs are true.

**EX-OR (EXclusive-OR gate)**


The output Q is true if either input A is true OR input B is true, **but not when both of them are true**:  $Q = A \text{ AND NOT } B \text{ OR } B \text{ AND NOT } A$  This is like an OR gate but excluding both inputs being true. The output is true if inputs A and B are **DIFFERENT**. EX-OR gates can only have 2 inputs.

**EX-NOR (EXclusive-NOR) gate**


This is an EX-OR gate with the output inverted, as shown by the 'o' on the output. The output Q is true if inputs A and B are the **SAME** both true or both false:

	R'S'	R'S	RS	RS'
P'Q'	1		1	
0	1	3	2	
P'Q		1	1	1
4	5	7	6	
PQ	1		1	
12	13	15	14	
PQ'			1	
8	9	11	10	

0	0	0	
	0	0	0
		0	0
			0



Input A	Input B	Output Q
0	0	1
0	1	1
1	0	1
1	1	0



Input A	Input B	Output Q
0	0	1
0	1	0
1	0	0
1	1	0



Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	0

Traditional symbol

Truth Table



Input A	Input B	Output Q
0	0	1
0	1	0
1	0	0
1	1	1

Traditional symbol

Truth Table

$Q = (A \text{ AND } B \text{ OR } (\text{NOT } A \text{ AND } \text{NOT } B))$  EX-NOR gates can only have 2 inputs.

**Summary truth tables**

The summary truth tables below show the output states for all types of 2-input and 3-input gates.

Summary for all 2-input gates							
Inputs		Output of each gate					
A	B	AND	NAND	OR	NOR	EX-OR	EX-NOR
0	0	0	1	0	1	0	1
0	1	0	1	1	0	1	0
1	0	0	1	1	0	1	0
1	1	1	0	1	0	0	1


  

Summary for all 3-input gates						
Inputs			Output of each gate			
A	B	C	AND	NAND	OR	NOR
0	0	0	0	1	0	1
0	0	1	0	1	1	0
0	1	0	0	1	1	0
0	1	1	0	1	1	0
1	0	0	0	1	1	0
1	0	1	0	1	1	0
1	1	0	0	1	1	0
1	1	1	1	0	1	0

Note that EX-OR and EX-NOR gates can only have 2 inputs.

**NAND gate equivalents**

The table below shows the NAND gate equivalents of NOT, AND, OR and NOR gates:



**Low Order Thinking Questions: (Boolean Algebra)**

a State and verify absorption law in Boolean algebra.


Ans. Absorption Law states that :

a)  $X + XY = X$                       b)  $X(X + Y) = X$

b) Verify  $X' \cdot Y + X \cdot Y' = X' + Y'$  algebraically.

Ans. LHS =  $X'Y + XY'$   
 $= (X' + X)(X' + Y')(Y + X)Y + Y'$   
 $= 1 \cdot (X' + Y')(X + Y) \cdot 1$   
 $= (X' + Y')(X + Y)$   
 $= \text{RHS, hence proved}$

c Write the equivalent Boolean Expression F for the following circuit diagram :



Ans.:  $A'B+AB+B'C$

d) If  $FP,Q,R,S = (3,4,5,6,7,13,15)$ , obtain the simplified form using K-Map.

Ans.:

	<b>RS</b>			
<b>PQ</b>	<b>R+S</b> 0+0	<b>R+S</b> 0+1	<b>R+S</b> 1+1	<b>R+S</b> 1+0
<b>P+Q</b> 0+0	0	1	3	2
<b>P+Q'</b> 0+1	4	5	7	6
<b>P+Q'</b> 1+1	12	13	15	14
<b>P+Q</b> 1+0	8	9	11	10

Reduction of groups following the reduction rule :

$$\text{Quad1} = M4.M5.M6.M7$$

$$= P+Q'$$

$$\text{Quad2} = M5.M7.M13.M15$$

$$= Q'+S'$$

$$\text{Pair} = M3.M7$$

$$= P+R'+S'$$

Therefore POS of  $FP,Q,R,S = P+Q'Q'+S'P+R'+S'$

e  $Fa,b,c,d = (0,2,4,5,7,8,10,12,13,15)$

$$F(a,b,c,d) = B1+B2+B3$$

$$B1 = m0+m4+m12+m8 = c'd'$$

$$B2 = m5+m7+m13+m15 = bd$$

$$B3 = m0+m2+m8+m10 = b'd'$$

$$F(a,b,c,d) = c'd' + bd + b'd'$$


f Write the equivalent Boolean expression for the following logic circuit:

X	Y	Z	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


- Express in the product of sums form, the Boolean function  $F(X,Y,Z)$ , the truth table for which is given below:

**1/2 Marks Practice Questions:**


- 1.State and Prove DeMorgan Law using Truth Table
2. State and prove Absorption Law algebraically.
3. State and Prove Distributive Law algebraically.
4. Write the equivalent Boolean Expression for the following Logic Circuit 2



5. Write the equivalent Boolean Expression F for the following circuit diagram : 2



- 6 Write the equivalent Boolean Expression F for the following circuit diagram : 2




7. Convert the following Boolean expression into its equivalent Canonical Sum of Product FormSOP

$X'+Y+Z'.(X'+Y+Z).(X'+Y'+Z.X'+Y'+Z'$  1

8. Convert the following Boolean expression into its equivalent Canonical Product of Sum form (POS):  
 $A.B'.C + A'.B.C +A'.B.C'$  1

9. Draw a Logical Circuit Diagram for the following Boolean expression:  
 $A.(B+C'$  2

10. Write the equivalent Boolean Expression F for the following circuit diagram: 2



11. Prove that  $XY + YZ + YZ' = Y$  algebraically
12. Design  $A + B.C + D$  using NOR Gate.

2  
2

### **3 Marks Practice Questions**

13. If  $F(a,b,c,d) = (0,2,4,5,7,8,10,12,13,15)$ , obtain the simplified form using K-Map.
14. If  $F(a,b,c,d) = (0,3,4,5,7,8,9,11,12,13,15)$ , obtain the simplified form using KMap
15. Obtain a simplified form for a boolean expression  
 $F(U,V,W,Z) = (0,1,3,5,6,7,10,14,15)$
16. Reduce the following boolean expression using K-Map  
 $F(A,B,C,D) = (5,6,7,8,9,12,13,14,15)$